I. INTRODUCTION
The IMPATT (IMPact-Avalanche-Transit Time) diode is a popular transit time device which gains its reputation in microwave (3-30 GHz) and millimeter wave (30-300 GHz) digital and analog communication systems as well as in radar for civilian purposes and for defense systems in missiles.
In order to produce negative resistance at microwave frequencies, these diodes utilize impact ionization and transit time properties of semiconductor structures. Impact ionization is a process of formation of additional holes and electrons by knocking them out of the crystal structure due to high electrons and holes velocity. In IMPATT devices, negative resistances arise from two delays (avalanche delay-caused by finite build-up time of avalanche current, transit time delay-caused by the finite time taken by the carriers to cross the drift region) which cause the current to lag behind voltage [1] . These two delays add up to 180 0 phase lag at a particular frequency and so the diode resistance is negative corresponding to that frequency.
On the other hand, it is observed that the characteristics of a nano-scale Metal Oxide Semiconductor
Field Effect Transistors (MOSFET) have deteriorated owing to continual down scaling in size. Due to continual reduction in the dimensions of the MOS devices, various short channel effects (SCEs) such as Drain Induced Barrier Lowering(DIBL), gate tunneling, punch through, surface scattering etc are very much predominant along with several severe fabrication issues (especially in the sub-20nm channel region). So continuous efforts have been made in the recent years to improve the SCE immunity by using single as well as dual material double gate SOI/SON MOSFET structures [2] [3] [4] [5] .
However, these severe issues especially that of fabrications have been reduced by junctionless tunnel
Field effect Transistor (absence of physical p-n junction in the source or drain side) where only a uniformly doped channel has been present [6] [7] [8] [9] [10] [11] .This structure produces excellent immunity to SCEs (Short Channel Effects) and double-gate or multi-gate devices offer better scalability options. Besides, this device is simpler to fabricate and has less variability and better electrical properties than MOSFET. So, these attractive advantages of the junctionless TFETs encourage us to use this kind of devices as junctionless SDR IMPATT device.
At different millimeter-wave window frequencies, Si and GaAs IMPATTs are already established as efficient and powerful sources [12] [13] [14] . For generation of RF power at THz frequencies, the potentiality of wide band-gap materials (GaN,SiC) has been reported in the recent years. Though different semiconductor materials like GaAs, InP, GaN have been used for IMPATT development to achieve higher efficiency, power output and frequency range, silicon still remains the most reliable material for millimeter-wave IMPATTs owing to its advanced technology and stability. The device efficiency of a silicon SDR (p+-n-n+) IMPATT diode at Ka-band is found to be 7.84%-8.98%. The maximum efficiency observed for 4H-SiC SDR IMPATT diodes is 23.28% (for Ka band) [15] [16] [17] .Since this efficiency is quite low, continuous efforts have been made in the recent years to increase the efficiency.
In this paper, an attempt has been made to present a new device which will function as a highly efficient SDR (Single Drift Region) P+-N-N+ IMPATT diode utilizing the concept of a junctionless field effect transistor. The basic idea is to convert a uniform N+ region into a (P+-N-N+) structure without any requirement of physical doping. Since this device is based on the principle of a junctionless channel, variability and short channel effects immunity improves as compared to the conventional TFET though the requirement of an extra gate increases a few fabrication steps. Besides without any physical doping greater efficiency can be achieved than that of a normal SDR IMPATT diode.
II. DEVICE DESCRIPTION
The proposed device structure is a lateral n+-type JLFET which uses two isolated gates (Control Gate and P-gate) of two different metal work functions, to make the layer beneath the gates n-type and p+-type. We have chosen the metal work function as 4.27 eV and 5.93eV for the CG and PG electrode, to make the layer beneath the CG and the PG electrode n-type and p+-type respectively [18] [19] . As soon as the contact is made between metal oxide and the N+ semiconductor, the electrons will flow from the semiconductor to the metal and thus Fermi level goes down and in equilibrium this level is aligned with the Fermi level of the metal. For higher metal work function, more and more electron flow from the semiconductor to the metal and the Fermi level goes down more towards the valence band. In this way, a N+ region can be converted to N and P+ region depending on the metal work function .The CG and PG are both kept at zero bias. (1) where c N is the carrier density in the conduction band, k is the Boltzmann's constant, T is the temperature in Kelvin, n+ n is the carrier concentration in the n+ bar and c E is the conduction band energy The position of the Fermi level for a n-type region can be written as
where nn -the carrier concentration in the n region Solving equations (1) and (2) we get,
Again, the position of the Fermi level for a p+ degenerate type region can be written as (4) where p+ p is the concentration of the p+ region and v N is the carrier density in the valence band Now, solving equations (1) and (4) we get
The metal work functions for the Control gate and the P-gate can be expressed as
where MC  MP  -the metal work functions for the Control Gate and the P-gate and sn   -the semiconductor work function
Solving the above equations we get,
The conditions for converting the N+ region to intrinsic-type, n-type and p+-regions
Now, from the 2D-Poisson's equation, the electrostatic potential profile can be written as 
Solving the differential equation of (7) we get
where δ = M Now, the boundary conditions- The depletion width on the other hand can also be derived from the equation (17) field decreases as we proceed along the drift region. Eventually it decreases to a value close to zero near the n+ region. Another significant observation is that the electric field decreases comparatively faster as the voltage, applied across the device is increased as with the increase of reverse bias, more and more electrons immobile acceptors are created in the N+ region and therefore the electric field decreases more rapidly at a higher reverse bias. It is depicted in Fig.4 that the electric field profile of the junctionless SDR IMPATT almost resembles that of a normal P+-N-N+ SDR IMPATT diode. In case of junctionless SDR, there may be some excess minority carrier concentration present in the very small gap (if present) between the region under P-gate and C-gate and also in the n-region due to imperfect conversion of the regions due to different metal work functions. So, the electric field decreases slightly in case of junctionless SDR compared to that of conventional SDR. n-region doping concentration .Again as earlier the electric field is maximum at the p+-n junction as expected where avalanche breakdown occurs and it decreases as we proceed along the drift region and eventually it decreases to a value close to zero at the end of the depletion width which is near the N+ region. But here it is observed that the electric field decreases to zero comparatively earlier with the increase of substrate doping concentration of the n-region as the small electric field between the n-N+ regions vanishes with the increase of doping concentration (n-region is tending to a N+ region).Thus effectively, the extension of the depletion width in the n-region will be reduced thereby lowering the electric field near the N+ region. oxide thickness, the capacitance between the n-region and C-gate increases and so the immobile carrier concentration decreases in the n-region. Thus, the depletion width will increase in the n-region, thereby increasing the efficiency. By using high K dielectrics the efficiency of this device can be increased. Moreover high K-dielectric also provides high immunity to the leakage current when the device is in off-state. It should be noted that with the decrease of oxide or silicon thickness, there is modulation of the immobile carrier concentration (decreases due to changeover of the N+ region to n-region) in the n-region and so the depletion width will increase as stated earlier and so the efficiency of the device will also increase. can be achieved than that of a normal SDR IMPATT diode and also the efficiency can be increased by varying oxide permittivity, oxide thickness and applied voltage. However we feel it will be better if we decide the practical implementations only after fabrication and detailed characterization of these devices.
